Improved Analytical Delay Models for RC-Coupled Interconnects
نویسندگان
چکیده
منابع مشابه
Noise and Delay Uncertainty Studies for Coupled RC Interconnects
The performance of high-speed VLSI circuits is increasingly limited by interconnect coupling noise. In this paper we present a closed-form crosstalk noise model with accuracy comparable to that of SPICE for an arbitrary ramp input. We also develop a simplified delay model for estimating delays on coupled RC lines considering input slew times for both aggressor and victim lines. We then apply ou...
متن کاملNoise and Delay Estimation for Coupled RC Interconnects
The performance of high-speed VLSI circuits is increasingly limited by interconnect coupling noise. We provide improved, easily computable estimates of crosstalk peak noise, as well as impact of coupling on aggressor delay, for distributed RC interconnects. Our approach is based on better modeling of the distributed interconnects, as well as more detailed analyses for both the step input and ra...
متن کاملAccurate Analytical Delay Models for VLSI Interconnects
Elmore delay has been widely used to estimate the interconnect delays in the performance-driven synthesis and layout of VLSI routing topologies. For typical RLC interconnections, Elmore delay can deviate signiicantly (by up to 33% or more) from SPICE-computed delay, since it is independent of inductance. We develop an analytical delay model to incorporate inductance eeects into the delay estima...
متن کاملAnalytical Delay Model for RLC Interconnects
Elmore delay has been widely used to estimate the interconnect delays in the performance-driven synthesis and layout of VLSI routing topologies. For typical RLC interconnections, Elmore delay can deviate signiicantly (by up to 33% or more) from SPICE-computed delay, since it is independent of inductance. Here, we develop an analytical delay model based on rst and second moments to incorporate i...
متن کاملAn analytical delay model for RLC interconnects
We develop an analytical delay model based on rst and second moments to incorporate inductance e ects into the delay estimate for interconnection lines. Delay estimates using our analytical model are within 15% of SPICE-computed delay across a wide range of interconnect parameter values. We also extend our delay model for estimation of source-sink delays in arbitrary interconnect trees. For the...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2014
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2013.2275071